



# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

DATE MAILED: 07/25/2005

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/777,693	02/07/2001	Jun Koyama	740756-002262	6699	
22204	7590 07/25/2005		EXAMINER		
NIXON PEABODY, LLP			SHAPIRO,	SHAPIRO, LEONID	
401 9TH STREET, NW SUITE 900 WASHINGTON, DC 20004-2128			ART UNIT	PAPER NUMBER	
			2677		

Please find below and/or attached an Office communication concerning this application or proceeding.

	,				
	Application No.	Applicant(s)			
Office Action Commons	09/777,693	KOYAMA ET AL.			
Office Action Summary	Examiner	Art Unit			
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Leonid Shapiro	2673			
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address			
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a reply - If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be timed within the statutory minimum of thinty (30) days will apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONE.	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).			
Status					
1) ⊠ Responsive to communication(s) filed on 13 M     2a) □ This action is FINAL. 2b) ⊠ This     3) □ Since this application is in condition for allower closed in accordance with the practice under E	action is non-final. nce except for formal matters, pro	*			
Disposition of Claims					
4) ⊠ Claim(s) <u>19-27,80-87 and 105-123</u> is/are pend 4a) Of the above claim(s) <u>1-10,36-45,54-61,71-</u> 5) ☐ Claim(s) is/are allowed. 6) ⊠ Claim(s) <u>19-27,80-87 and 105-123</u> is/are reject 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or	. <u>79 and 88-104</u> is/are withdrawn f	rom consideration.			
Application Papers					
9) The specification is objected to by the Examine 10) The drawing(s) filed on is/are: a) accomplicated any objection to the Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the Examine	epted or b) objected to by the £drawing(s) be held in abeyance. See ion is required if the drawing(s) is obj	e 37 CFR 1.85(a). lected to. See 37 CFR 1.121(d).			
Priority under 35 U.S.C. § 119					
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>					
Attachment(s)  1) Notice of References Cited (PTO-892)  2) Notice of Draftsperson's Patent Drawing Review (PTO-948)  3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date 09/23/04.	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:				

Art Unit: 2673

#### Election/Restrictions

1. Applicant's election without traverse of claims 19-27, 80-87, 105-123 in the reply filed on 05.13.05 is acknowledged.

# Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 19, 25, 80, 105-106, 112, 115-116 are rejected under 35 U.S.C. 103(a) as being unpatentable over Shinya (US Patent No. 5,170,158).

As to claim 19, Shinya teaches an image display device (See Col, 1, Lines 6-10), comprising:

a pixel array portion including a plurality of signal lines (See Fig. 1, item 2), a plurality of scan lines (See Fig. 1, item 3), a plurality of pixel electrodes provided at respective regions where the respective signal lines and the respective scan lines intersect with each other (See Fig. 1, item 4), and plurality of switching elements for driving the plurality of pixel electrodes (See Fig. 1, item 5, Col. 1, Lines 21-30);

a signal line driver circuit for driving the plurality of signal lines (See Fig. 1, item 6, Col. 1, Lines 31-32); and

a scan line driver circuit for driving the plurality of scan lines (See Fig. 1, item 7, Col. 1, Lines 32-39),

Art Unit: 2673

wherein signal line driver includes a multiple (in reference 1/2) of m shift registers (in reference 4) to which m-bit (m is natural number) (in reference 8) digital picture signals are inputted (See first example and Fig. 2, item 13, Col. 4, Lines 1-12), a plurality of D/A converter circuits for converting output signals of the storage circuits into analog signals (Fig. 2, item 15, Col. 4, Lines 1-7), and a plurality of signal line selecting circuits for transmitting output signals of the D/A converter circuits to the corresponding signal lines (see Fig. 2, items P1-Pn, Col. 4, Lines 16-23), and

wherein an operation in which the digital picture signals are inputted to the respective shift registers (See Fig. 2, items 13-14, S1-S4, Col. 4, Lines 16-20) the inputted digital picture signals are sequentially shifted in the respective shift registers and is repeated n (N is an integer not less than 2) times in a time corresponding to one horizontal scan period (see Figs. 2-4, items 13-17, Col. 4, lines 28-62).

The first example of Shinya does not disclose a plurality of storage circuits for storing output signals of the shift registers by a latch signal.

The third example of Shinya teaches a plurality of storage circuits for storing output signals of the shift registers by a latch signal (See Fig. 10, item 21, Col. 7, Lines 3-18).

It would have been obvious to one of ordinary skill in the art at the time of invention to implement different elements of the source driver as shown by different examples of Shinya because of small driver circuit size requirements (See Col. 1, Lines 16-18 in the Shinya reference).

Art Unit: 2673

As to claim 80, Shinya teaches a signal driver circuit of an image display device (See Col, 1, Lines 6-10) for driving the plurality of signal lines (See Fig. 1, item 6, Col. 1, Lines 31-32), the signal line driver circuit comprising:

a multiple (in reference 1/2) of m shift registers (in reference 4) to which mbit (m is natural number) (in reference 8) digital picture signals are inputted (See first example and Fig. 2, item 13, Col. 4, Lines 1-12),

a plurality of D/A converter circuits for converting output signals of the storage circuits into analog signals (Fig. 2, item 15, Col. 4, Lines 1-7), and

a plurality of signal line selecting circuits for transmitting output signals of the D/A converter circuits to the corresponding signal lines (see Fig. 2, items P1-Pn, Col. 4, Lines 16-23),

wherein an operation in which the digital picture signals are inputted to the respective shift registers (See Fig. 2, items 13-14, S1-S4, Col. 4, Lines 16-20) the inputted digital picture signals are sequentially shifted in the respective shift registers and is repeated n (N is an integer not less than 2) times in a time corresponding to one horizontal scan period (see Figs. 2-4, items 13-17, Col. 4, lines 28-62).

The first example of Shinya does not disclose a plurality of storage circuits for storing output signals of the shift registers by a latch signal.

The third example of Shinya teaches a plurality of storage circuits for storing output signals of the shift registers by a latch signal (See Fig. 10, item 21, Col. 7, Lines 3-18).

Art Unit: 2673

It would have been obvious to one of ordinary skill in the art at the time of invention to implement different elements of the source driver as shown by different examples of Shinya because of small driver circuit size requirements (See Col. 1, Lines 16-18 in the Shinya reference).

As to claim 105, Shinya teaches an image display device (See Col, 1, Lines 6-10), comprising:

a pixel array portion including a k of signal lines (See Fig. 1, item 2), a plurality of scan lines (See Fig. 1, item 3), a plurality of pixel electrodes provided at respective regions where the respective signal lines and the respective scan lines intersect with each other (See Fig. 1, item 4), and plurality of switching elements for driving the plurality of pixel electrodes (See Fig. 1, item 5, Col. 1, Lines 21-30);

a signal line driver circuit for driving the k of signal lines (See Fig. 1, item 6, Col. 1, Lines 31-32); and

a scan line driver circuit for driving the plurality of scan lines (See Fig. 1, item 7, Col. 1, Lines 32-39),

wherein signal line driver includes a multiple (in reference 1/2) of m shift registers (in reference 4) to which m-bit (m is natural number) (in reference 8) digital picture signals are inputted (See first example and Fig. 2, item 13, Col. 4, Lines 1-12), a plurality of D/A converter circuits for converting output signals of the storage circuits into analog signals (Fig. 2, item 15, Col. 4, Lines 1-7), and a k/n (in reference N/M) of signal line selecting circuits for transmitting output signals of the D/A converter circuits to the corresponding signal lines (See Fig. 2, items P1-Pn, Col. 4, Lines 16-23

Art Unit: 2673

The first example of Shinya does not disclose a m x k/n of storage circuits for storing output signals of the shift registers by a latch signal.

The third example of Shinya teaches a plurality of storage circuits (equal to the number of the DAC) for storing output signals of the shift registers by a latch signal (See Fig. 10, item 21, Col. 7, Lines 3-18).

It would have been obvious to one of ordinary skill in the art at the time of invention to implement different elements of the source driver as shown by different examples of Shinya because of small driver circuit size requirements (See Col. 1, Lines 16-18 in the Shinya reference).

As to claim 115, Shinya teaches a signal driver circuit of an image display device (See Col, 1, Lines 6-10) for driving the k of signal lines (See Fig. 1, item 6, Col. 1, Lines 31-32, the signal line driver circuit comprising:

a multiple (in reference 1/2) of m shift registers (in reference 4) to which mbit (m is natural number) (in reference 8) digital picture signals are inputted (See first example and Fig. 2, item 13, Col. 4, Lines 1-12),

a plurality of D/A converter circuits for converting output signals of the storage circuits into analog signals (Fig. 2, item 15, Col. 4, Lines 1-7), and

a k/n (in reference N/M) of signal line selecting circuits for transmitting output signals of the D/A converter circuits to the corresponding signal lines (See Fig. 2, items P1-Pn, Col. 4, Lines 16-23)

The first example of Shinya does not disclose a m x k/n of storage circuits for storing output signals of the shift registers by a latch signal.

Art Unit: 2673

The third example of Shinya teaches a plurality of storage circuits (equal to the number of the DAC) for storing output signals of the shift registers by a latch signal (See Fig. 10, item 21, Col. 7, Lines 3-18).

It would have been obvious to one of ordinary skill in the art at the time of invention to implement different elements of the source driver as shown by different examples of Shinya because of small driver circuit size requirements (See Col. 1, Lines 16-18 in the Shinya reference).

As to claim 25, 112, Shinya teaches a display is carried out using a liquid crystal material (see Col. 1, Lines 12-19).

As to claim 106, 116, Shinya teaches the number of converter circuits is 4 (k/8 X 2) (See Fig. 2, item 15, Col. 5, Lines 38-48).

2. Claims 20-24, 81-85, 107-111 and 117-121 are rejected under 35 U.S.C. 103(a) as being unpatentable over Shinya as applied to claims 19, 80, 105 and 115 above, and further in view of Luder et al. (US Patent No. 5,642, 117).

As to claim 20, 81, 107 and 117, Shinya does not disclose a ramp type D/A converter with bit comparison pulse width converter circuit and analog switch.

Luder et al. teaches a ramp type D/A converter with bit comparison pulse width converter circuit and analog switch (See Fig. 1, items a0-a3, b0-b3, 10-13, Sr, C, in description See from Col. 5, to Col. 6, Line 8).

It would have been obvious to one of ordinary skill in the art at the time of invention to use a bit comparison pulse width converter circuit and analog switch as

shown by Luder et al. in Shinya system in order to optimize digital/analog conversion so that as little circuitry expense as possible is required (See Col. 2, Lines 16-19 in the Luder et al. reference).

As to claim 21-24, 82-85, 108-111 and 118-121, Shinya does not disclose the storage circuit is a latch circuit with analog switch, holding capacitance with clocked inverter and a plurality of inverters.

Luder et al. teaches the storage circuit is a latch circuit with analog switch, holding capacitance with clocked inverter and a plurality of inverters (See Figs. 14A-14B, items Q1-Q2, nQ1-Nq2, 400, 420, 430, Col. 9, Lines 51-67 and Col. 10, Lines 1-21).

It would have been obvious to one of ordinary skill in the art at the time of invention to incorporate teaching of Luder et al. into Shinya system in order to reduce cost (See Col. 2, Lines 16-19 in the Luder et al. reference).

3. Claims 26, 113 are rejected under 35 U.S.C. 103(a) as being unpatentable over Shinya as applied to claims 19, 105 above, and further in view of Friend et al. (US Patent No. 5,247, 190).

Shinya does not disclose a display is carried out using an electroluminescence material.

Friend et al. teaches a display is carried out using an electroluminescence material (See Fig. 3, items 3-5, Col. 8, Lines 5-20).

Art Unit: 2673

It would have been obvious to one of ordinary skill in the art at the time of invention to use materials as shown by Friend et al. in Shinya system in order to increase the range of applications.

4. Claims 27, 114 are rejected under 35 U.S.C. 103(a) as being unpatentable over Shinya as aforementioned in claims 19, 105 in view of Matsueda et al (US Patent No. 6,384,806 B1).

Shinya does not teach a portable telephone, which uses the image display device.

Matsueda et al. shows a portable telephone, which uses the image display device (See Fig. 19-22, in description See Col. 23, Lines 10-15).

It would have been obvious to one of ordinary skill in the art at the time of invention to use the Shinya apparatus in the portable telephone as shown by Matsueda et al. in order to increase the range of applications.

5. Claims 86-87, 122-123 are rejected under 35 U.S.C. 103(a) as being unpatentable over Shinya as aforementioned in claims 81, 115 in view of Lewis (US Patent No. 5,589,847).

Shinya does not teach the driver circuit is formed of a poly silicon thin film transistor or of a single crystal transistor.

Lewis teaches the driver circuit is formed of a poly silicon thin film transistor or of a single crystal transistor (See Abstract).

Art Unit: 2673

It would have been obvious to one of ordinary skill in the art at the time of invention to incorporate teaching of Lewis into the Shinya system in order to increase the mobility of transistors.

# Response to Arguments

6. Applicant's arguments filed on 05.13.05 with respect to claims 19-27, 80-87, 105-123 have been considered but are moot in view of the new ground(s) of rejection.

# Telephone Inquire

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Leonid Shapiro whose telephone number is 571-272-7683. The examiner can normally be reached on 8 a.m. to 5 p.m..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Bipin Shalwala can be reached on 571-272-7681. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Art Unit: 2673

LS 07.22.05

> VIJAY SHANKAR PRIMARY EXAMINER




FIG. 28